

```

// Test bench for design example
'timescale 1 ns / 1 ps
module t_Design_Example_RTL;
  reg Start, clock, reset_b;
  wire [3: 0] A;
  wire E, F;
  // Instantiate design example
  Design_Example_RTL M0 (A, E, F, Start, clock, reset_b);
  // Describe stimulus waveforms
  initial #500 $finish;      // Stopwatch
  initial
  begin
    reset_b = 0;
    Start = 0;
    clock = 0;
    #5 reset_b = 1; Start = 1;
    repeat (32)
    begin
      #5 clock = ~ clock;    // Clock generator
    end
  end
  initial
  // $monitor displays A, E, and F every 10 ns
  $monitor ("A = %b E = %b F = %b time = %0d", A, E, F, $time);
endmodule

```